An arbitration algorithm for multiport memory systems
نویسنده
چکیده
Multiport memories are increasingly used in smart-phones, multimode handsets, multiprocessor systems, network processors, graphics chips, and other high performance electronic devices [1, 2, 4, 8]. This paper presents a fully distributed software solution to the arbitration problem in multiport memory systems. Our solution is simple, efficient, and assures LRU fairness.
منابع مشابه
Memory Centric Interconnection Mechanism for Message Passing in Parallel Systems
The Interconnection Network (IN) connecting computing nodes in parallel systems has become one of the key research issues in parallel computer architecture. Traditionally, the INs in parallel systems for message passing have been built on the basis of logic circuits with different topology structures. Currently, the bandwidth of data transmission for message passing in available parallel system...
متن کاملTowards zero latency photonic switching in shared memory networks
Photonic networks-on-chip based on silicon photonics have been proposed to reduce latency and power consumption in future chip multi-core processors (CMP). However, high performance CMPs use a shared memory model which generates large numbers of short messages, creating high arbitration latency overhead for photonic switching networks. In this paper we explore techniques which intelligently use...
متن کاملA Scalable Unsegmented Multiport Memory for FPGA-Based Systems
On-chip multiport memory cores are crucial primitives for many modern high-performance reconfigurable architectures and multicore systems. Previous approaches for scaling memory cores come at the cost of operating frequency, communication overhead, and logic resources without increasing the storage capacity of the memory. In this paper, we present two approaches for designing multiport memory c...
متن کاملTest and Diagnosis of Word-Oriented Multiport Memories
Conventionally, the test of multiport memories is considered difficult because of the complex behavior of the faulty memories and the large number of inter-port faults. This paper presents an efficient approach for testing and diagnosing multiport RAMs. Our approach takes advantage of the higher access bandwidth due to the increased number of read/write ports, which also provides higher observa...
متن کاملSimulations of Crossbar Switches for Parallel Systems
With asynchronous packet arrivals, we nd that, when the number of packet its is close to the fan-in of the crossbar switch, performance of a non-multiport central bu er switch becomes comparable to its multiport counterpart. Assuming the same amount of bu er memory, simulations of oblivious routing on hypercube indicate that split input bu ering outperforms central bu ering, even when dedicated...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Electronic Express
دوره 2 شماره
صفحات -
تاریخ انتشار 2005